A blog “Can Hardware-Assisted Verification Save SoC Realization Time?” written by our Senior Architect, Srivatsan Raghavan, was featured in EETimes. Blog discusses how SoC integration complexity is being addressed by hardware-assisted verification technologies and the challenges posed in adopting them.

To view the full article please click – Can Hardware-Assisted Verification Save SoC Realization Time?