EETimes featured an article “Let’s Get System-Level Functional Verification Under Control” by Srivatsan Raghavan, our Senior Architect. The article talks about the problems faced by the Silicon Industry with respect to Silicon Verification, and offers possible solutions and methodology required for automation of Verification Scenarios based on Verification Intent. To view the full article, click: “Let’s Get System-Level Functional Verification Under Control”